PLL Random Jitter Estimation Using Different VCO Phase Noise Simulation Methodologies
نویسندگان
چکیده
Random jitter (RJ) is a significant noise component in PLL systems that use ring-based oscillators. In order to estimate RJ, accurate modeling of the VCO phase noise is essential. In this paper, the authors will present how the VCO phase noise they obtained from HSPICE RF and from the Impulse-Sensitivity Function (ISF) method compared to lab measurements, the limitations of the two methods and how these phase noise estimates can be used to obtain a prediction of RJ noise component in a PLL.
منابع مشابه
Power Supply Induced Jitter Modeling of an On- Chip Lc Oscillator
With high bandwidth demand in the telecommunication and networking area, low voltage and low jitter Phase Lock Loop (PLL) is becoming of utmost importance. As the data rate becomes faster, the total jitter budget gets smaller. For instance, an OC-192 transceiver compliant is allowed less than 1ps of total jitter due to random noise (rms jitter) and a maximum of 10ps for the deterministic jitter...
متن کاملPredicting the Phase Noise and Jitter of PLL-Based Frequency Synthesizers
Version 4g, August 2006 Two methodologies are presented for predicting the phase noise and jitter of a PLLbased frequency synthesizer using simulation that are both accurate and efficient. The methodologies begin by characterizing the noise behavior of the blocks that make up the PLL using transistor-level RF simulation. For each block, the phase noise or jitter is extracted and applied to a mo...
متن کاملVCO Jitter Simulation and Its Comparison With Measurement
We have simulated the phase noise of a voltage controlled oscillator (VCO) using an RF circuit simulator, SpectreRF [1]. This simulator uses a variation of the periodic noise analysis rst proposed by Okumura, et al [2]. It computes the power spectral density of the noise as a function of frequency. By assuming that only white noise sources are present in the oscillator it is possible to derive ...
متن کاملJitter-Induced Power/ground Noise in CMOS PLLs: A Design Perspective
CMOS Phase-locked loops (PLL) are ubiquitous in RF and mixed-signal integrated circuits. PLLs are very sensitive to noise fluctuations on the power and ground rails. In this paper, a general comprehensive stochastic model of the power/ground (P/G) noise in VLSI circuits is presented. This is followed by calculation of the phase noise of the voltage-controlled oscillator (VCO) in terms of the st...
متن کاملLow Jitter Low Power Phase Locked Loops Using Sub - Sampling Phase Detection
A periodic clock signal is required in many ICs. These clocks are for instance used to define the sampling moments in data converters; to up-convert and down-convert the wanted signals in wireless transceivers and to synchronize the data flow in wireline and optical serial data communication links. The clock timing/phase accuracy affects the overall system performance and therefore a clock gene...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007